rslr/miggy-cpu
1
0
Fork 0
mirror of https://bitbucket.org/rslr/miggy-cpu.git synced 2026-06-13 03:26:29 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

CPU Commit (WIP)

Browse source
This commit is contained in:
Rodolphe de Saint Léger 2025-05-13 10:03:25 +02:00
parent 4abd895f87
commit b016a8fd9e
15 changed files with 18928 additions and 36 deletions
Download patch file Download diff file Expand all files Collapse all files

14
miggy-emu/Changes.md Normal file
View file

@ -0,0 +1,14 @@
**This is a 68010 emulator**
This implementation focus on being binary compatible with code written by the 68010, adding additional features on unused bits. Care has been taken about to have same behaviour when not using/enabling additional features.
*The following changes are applied*
- flow trace mode is available (bit 14 in SR)
- interrupt/master supervisor is available (bit 12 in SR)
- 68020 effective addressing modes bits are available in the extension word.
- 68020 additional instructions are available.
- bra/bcc/bsr can use 32 bits displacement
- exception stack frame $2000 can be enabled using a specific bit in SSWI
- 32 bits access can be recovered using specific bits in SSW (will use 16 bits by default)