rslr/miggy-cpu
1
0
Fork 0
mirror of https://bitbucket.org/rslr/miggy-cpu.git synced 2026-06-12 19:16:29 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fixed RESET

Browse source
This commit is contained in:
Rodolphe de Saint Léger 2025-05-19 14:33:03 +02:00
parent 0d93bfe32d
commit 7daa27e15f
4 changed files with 10 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
miggy-emu/src/main/java/miggy/cpu/genpoet/CoreGenerator.java
View file

@ -2999,7 +2999,9 @@ public class CoreGenerator {
private void op_reset_microcode() { private void op_reset_microcode() {
addState("op_reset"); addState("op_reset");
check_privileged();
consume(130, 1, 0); consume(130, 1, 0);
addFormattedMicroInsn("handle_reset()");
microprefetch(true, null); microprefetch(true, null);
} }

7
miggy-emu/src/main/java/miggy/cpupoet/Core.java
View file

@ -5180,7 +5180,14 @@ public abstract class Core extends CoreALU {
mpc = resume_prefetch; mpc = resume_prefetch;
continue; continue;
case 336: /* op_reset */ case 336: /* op_reset */
if ((sr & 0x2000) == 0) {
elapsed += 6;
tvn = 32;
mpc = trapill;
continue;
}
elapsed += 126; elapsed += 126;
handle_reset();
mpc = resume_prefetch; mpc = resume_prefetch;
continue; continue;
case 337: /* op_trap */ case 337: /* op_trap */

1
miggy-emu/src/test/java/miggy/cpupoet/InstructionTests.java
View file

@ -125,6 +125,7 @@ public class InstructionTests extends TestCase {
test.executeBinTest("CLR.l"); test.executeBinTest("CLR.l");
test.executeBinTest("TRAP"); test.executeBinTest("TRAP");
test.executeBinTest("TRAPV"); test.executeBinTest("TRAPV");
test.executeBinTest("RESET");
} }
public void testJMP() { public void testJMP() {

BIN
miggy-emu/src/test/resources/miggy/cpupoet/RESET.json.bin Normal file
View file

Binary file not shown.