Video timings

This commit is contained in:
Ilia Sharin 2026-04-30 10:55:09 -04:00
parent a83d89ce22
commit f11d9a2882
10 changed files with 762 additions and 0 deletions

View file

@ -644,3 +644,4 @@ LACE alternates two 256-line fields at 25/30 Hz each to produce 512 visible line
- See also: [AGA Display Modes](../01_hardware/aga_a1200_a4000/aga_display_modes.md) — AGA-specific capabilities
- See also: [Chipset AGA](../01_hardware/aga_a1200_a4000/chipset_aga.md) — Lisa chip, FMODE, 24-bit palette
- See also: [DMA Architecture](../01_hardware/common/dma_architecture.md) — mode-dependent DMA slot budget, CPU bandwidth calculations
- See also: [Video Signal & Timing](../01_hardware/common/video_timing.md) — clock derivation, PAL/NTSC timing, beam counters, scandoublers