Added ATA/ATAPI article - dramatic story as always

This commit is contained in:
Ilia Sharin 2026-06-02 23:48:29 -04:00
parent b915524667
commit aa72007e48
10 changed files with 1056 additions and 0 deletions

View file

@ -575,3 +575,4 @@ No. The FPU chip select is hard-wired to decode $E80000$EFFFFF. There is no G
- [CPU 030/040](../aga_a1200_a4000/cpu_030_040.md) — Accelerators that must interoperate with Gary's bus arbitration
- [SCSI Device](../../10_devices/scsi.md) — Software interface to the SCSI hardware Gary enables
- [Bus Architecture](../common/bus_architecture.md) — Bus hierarchy, register access patterns, accelerator bridge, cache coherency
- [ATA/ATAPI Protocol](../../10_devices/atapi.md) — ATA wire protocol for IDE drives; Gayle's successor role to Gary's SCSI integration